Bio

Jie Lin is a semiconductor engineer specializing in high-speed SerDes, signal integrity, and post-silicon system validation. His technical interests include high-speed wireline communication, analog and mixed-signal IC design, SerDes architecture, and advanced Ethernet systems.

Contact

  • Work
    jiel@stanford.edu
    University - Student Department: Stanford Center for Professional Development Position: Graduate