Electrical Engineering
Showing 461-480 of 803 Results
-
John Mitchell
Mary and Gordon Crary Family Professor in the School of Engineering, and Professor, by courtesy, of Electrical Engineering and of Education
Current Research and Scholarly InterestsProgramming languages, computer security and privacy, blockchain, machine learning, and technology for education
-
Subhasish Mitra
William E. Ayer Professor of Electrical Engineering and Professor of Computer Science
On Partial Leave from 04/01/2026 To 06/30/2026BioSubhasish Mitra holds the William E. Ayer Endowed Chair Professorship in the Departments of Electrical Engineering and Computer Science at Stanford University. He directs the Stanford Robust Systems Group, serves on the leadership team of the Microelectronics Commons AI Hardware Hub funded by the US CHIPS and Science Act, leads the Computation Focus Area of the Stanford SystemX Alliance, and is the Associate Chair (Faculty Affairs) of Computer Science. His research ranges across Robust Computing, NanoSystems, Electronic Design Automation (EDA), and Neurosciences. Results from his research group have influenced almost every contemporary electronic system and have inspired significant government and research initiatives in multiple countries. He has held several international academic appointments — the Carnot Chair of Excellence in NanoSystems at CEA-LETI in France, Invited Professor at EPFL in Switzerland, and Visiting Professor at the University of Tokyo in Japan. Prof. Mitra also has consulted for major technology companies including AMD (XIlinx), Cisco, Google, Intel, Merck (EMD Electronics), and Samsung.
In the field of Robust Computing, he has created many key approaches for circuit failure prediction, CASP on-line diagnostics, QED system validation, soft error resilience, and X-Compact test compression. Their adoption by industry is growing rapidly, in markets ranging from cloud computing to automotive systems, under various names (Silicon Lifecycle Management, Predictive Health Monitoring, In-System Test Architecture, In-field Scan, In-fleet Scan). His X-Compact approach has proven essential to cost-effective manufacturing and high-quality testing of almost all 21st century systems. X-Compact and its derivatives enabled billions of dollars of cost savings across the industry.
In the field of NanoSystems, with his students and collaborators, he demonstrated several firsts: the first NanoSystems hardware among all beyond-silicon nanotechnologies for energy-efficient computing (the carbon nanotube computer), the first 3D NanoSystem with computation immersed in data storage, the first published end-to-end computing systems using resistive memories (Resistive RAM-based non-volatile computing systems delivering 10-fold energy efficiency versus embedded flash), and the first monolithic 3D integration combining heterogeneous logic and memory technologies in silicon foundry. These received wide recognition: cover of NATURE, several Highlights to the US Congress, and highlight as "important scientific breakthrough" by news organizations worldwide.
Prof. Mitra's honors include the Harry H. Goode Memorial Award (by IEEE Computer Society for outstanding contributions in the information processing field), Newton Technical Impact Award in EDA (test-of-time honor by ACM SIGDA and IEEE CEDA), the University Researcher Award (by Semiconductor Industry Association and Semiconductor Research Corporation to recognize lifetime research contributions), the EDAA Achievement Award (by European Design and Automation Association, for outstanding lifetime contributions to electronic design, automation and testing), the Intel Achievement Award (Intel’s highest honor), and the Distinguished Alumnus Award from the Indian Institute of Technology, Kharagpur. He and his students have published over 15 award-winning papers across 5 topic areas (technology, circuits, EDA, test, verification) at major venues including the Design Automation Conference, International Electron Devices Meeting, International Solid-State Circuits Conference, International Test Conference, Symposia on VLSI Technology/VLSI Circuits, and Formal Methods in Computer-Aided Design. Stanford undergraduates have honored him several times "for being important to them." He is a Fellow of the Association for Computing Machinery (ACM) and the Institute of Electrical and Electronics Engineers (IEEE), and a Foreign Member of Academia Europaea. -
Shayan Mohajer Hamidi
Postdoctoral Scholar, Electrical Engineering
Current Research and Scholarly InterestsReasoning in large language models (LLMs) and improving their systematic generalization
Post-training and fine-tuning methods for alignment, reliability, and efficiency
Autonomous agent architectures built on top of foundation models
Generative modeling with diffusion models and their multimodal applications
Theory and optimization methods for modern deep learning systems -
Fernando Mujica
Adjunct Professor, Electrical Engineering
BioFernando Mujica is an Adjunct Professor in the Department of Electrical Engineering at Stanford University. He received the Ph.D. degree in electrical engineering from the Georgia Institute of Technology in 1999 and B.S. and M.S. degrees from Universidad Simón Bolivar in 1993 and 1995, respectively. Prof. Mujica's research interests are in the area of signal processing. He has been granted more than 25 US patents over a wide range of applications. Prof. Mujica was elected to the Tau Beta Pi Teaching Honor Roll in 2022.
-
Mete Muslu
Postdoctoral Scholar, Electrical Engineering
BioA. Mete Muslu received his B.Sc. and M.Sc. degrees in Mechanical Engineering from Ozyegin University, Istanbul, Turkey, in 2018 and 2020, respectively, and his Ph.D. in Mechanical Engineering from the Georgia Institute of Technology, Atlanta, GA, USA, in 2025. His doctoral research focused on developing single- and two-phase cooling solutions for integrated power electronics packages and multi-functional cold plates. His current research interests include understanding device-level multi-physics and developing integrated thermal management solutions spanning from the chip to the package level for high-performance computing and power applications.
